aurig-fpga

aurig-fpga/aurig-lint

VHDL lint engine and CLI for the AURIG FPGA tooling stack — configurable rules (naming, library policy, synthesizability, documentation); text, JSON, Markdown, and HTML reports.

1 good first / help-wanted issue · Tcl · last activity Sep 18, 2026

0 stars 1 forks 0 watchers Tcl Apache License 2.0
code-quality eda fpga hardware-designs hdl linter rtl tcl vhdl
1 Open Issue Need Help Last updated: Sep 18, 2026

Open Issues Need Help

View All on GitHub
aurig-fpga/aurig-lint
0

VHDL lint engine and CLI for the AURIG FPGA tooling stack — configurable rules (naming, library policy, synthesizability, documentation); text, JSON, Markdown, and HTML reports.

Tcl
#code-quality#eda#fpga#hardware-designs#hdl#linter#rtl#tcl#vhdl