Open Issues Need Help
View All on GitHub enhancement help wanted RTL
chili-chips-ba/openCologne-PCIE chili-chips-ba/openCologne-PCIE The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With standard PIPE interface for vendor SerDes. Portable, unencrypted, free SVerilog RTL with best-in-class VIP, M.2 and Edge cards for GateMate. Project opens PCIE connectivity to FPGAs, ASICs, I/O, acceleration, AI...
Open project →
100
The first-ever opensource soft core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers. With standard PIPE interface for vendor SerDes. Portable, unencrypted, free SVerilog RTL with best-in-class VIP, M.2 and Edge cards for GateMate. Project opens PCIE connectivity to FPGAs, ASICs, I/O, acceleration, AI...
C++
#acceleration#ai#asic#endpoint#fpga#m2#pcb#pcie#pipe#rtl#simulation#verilog#vip