Open Issues Need Help
View All on GitHub good first issue ImportVerilog
good first issue Moore
good first issue Moore
[FIRRTL] Export Literal Identifiers Correctly 2 months ago
good first issue FIRRTL
help wanted FSM
good first issue CI/CD
[FIRRTL][circt-reduce] Extend the FIRRTL LayerDisable reduction to strip enabled layers 3 months ago
good first issue FIRRTL Reducer
[Synth][FunctionalReduction] Fold constants 3 months ago
good first issue Synth
good first issue FIRRTL
good first issue Synth
[Synth][FunctionalReduction] Improve choice materialization with reachability of choice 4 months ago
good first issue Synth
good first issue Synth
good first issue Synth
good first issue Synth
[Synth] Make passes runnable on any operation 4 months ago
good first issue Synth
bug good first issue Synth
`-DMLIR_ENABLE_EXPENSIVE_PATTERN_API_CHECKS=ON` might have found some invalid API usages 4 months ago
help wanted FIRRTL Handshake HW LLHD Calyx Comb Arc LoopSchedule
good first issue Synth
[Synth] Add canonicalization for choice 5 months ago
good first issue
good first issue FIRRTL
[Synth] Add folder/canonicalization to maj_inv 5 months ago
good first issue
bug good first issue Verilog/SystemVerilog
bug good first issue Seq
[InferResets] Print field/signal names in diagnostic 6 months ago
AI Summary: The `InferResets` pass in CIRCT's FIRRTL dialect currently produces diagnostic messages that lack specific field, signal, or port names, making debugging difficult, especially with complex bundles or multiple resets. The proposed solution is to implement a `guessName(FieldRef fieldRef)` function that traverses the FIRRTL IR to construct a hierarchical name for the field, which can then be included in the diagnostic output to provide more helpful context to the user.
Complexity:
3/5
good first issue FIRRTL
enhancement good first issue
[FIRRTL] Add folders for IntegerShrOp 9 months ago
good first issue FIRRTL
good first issue FIRRTL
good first issue
[AIG] Add a missing folder 12 months ago
good first issue
[Verif] Use Seq ClockType for clocked asserts 12 months ago
good first issue verif
[circt-verilog] Align command-line options with Slang v9 12 months ago
good first issue ImportVerilog
good first issue ImportVerilog