The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

ariane asic cpu fpga risc-v rv64gc systemverilog-hdl
3 Open Issues Need Help Last updated: Aug 5, 2026

Open Issues Need Help

View All on GitHub
Type:Bug Good First Issue Status:In Progress Component:APU

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Assembly
#ariane#asic#cpu#fpga#risc-v#rv64gc#systemverilog-hdl

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Assembly
#ariane#asic#cpu#fpga#risc-v#rv64gc#systemverilog-hdl
Component:RTL Type:Bug Good First Issue Status:New notCV32A65X

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

Assembly
#ariane#asic#cpu#fpga#risc-v#rv64gc#systemverilog-hdl