Open Issues Need Help
View All on GitHub Design a simple ALU about 14 hours ago
good first issue Bounty: 50
A SystemVerilog playground for Hardwired featuring 21 standalone hardware design modules.
A SystemVerilog playground for Hardwired featuring 21 standalone hardware design modules.
1 Open Issue Need Help
Last updated: Feb 21, 2026